Verilog

Verilog is a hardware description language used to model and simulate digital systems. It is predominantly used for designing electronic circuits and systems at various levels of abstraction.

Hello, world code example:

module main;
  initial begin
      $display("Hello world!");
      $finish ;
    end
endmodule

Popularity: Less than 1% of developers are using or have used this language.*
*According to StackOverflow's 2023 survey.

Repositories on GitHub: 63,043

• Wikipedia page